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The room-temperature effective mobilities of pseudomorphic Si/Si0.64Ge0.36 /Si p-metal-oxide-
semiconductor field effect transistors are reported. The peak mobility in the buried SiGe channel
increases with silicon cap thickness. It is argued that SiO2 /Si interface roughness is a major source
of scattering in these devices, which is attenuated for thicker silicon caps. It is also suggested that
segregated Ge in the silicon cap interferes with the oxidation process, leading to increased SiO2 /Si
interface roughness in the case of thin silicon caps. © 2001 American Institute of Physics.
@DOI: 10.1063/1.1354662#Incorporation of pseudomorphic SiGe layers into Si
complementary metal-oxide-semiconductor ~CMOS! tech-
nology has prospects of improving the hole channel mobility
to approach that of the bulk silicon electron channel. SiGe
metal-oxide-semiconductor field effect transistors
~MOSFETs! normally require a Si spacer between the SiO2
and the SiGe layer to avoid the pile up of unoxidized Ge
behind the oxide front ~snow plow effect! which leads to a
degradation of the oxide/semiconductor interface quality.1–3
The maximum benefit from incorporation of SiGe in CMOS
may expected to occur when the alloy layer is placed as close
as possible to the oxide. Unfortunately, as Ge content or
alloy growth temperature increases, strain-driven long range
roughening of the upper Si/SiGe heterointerface may occur4
which sets a limit on the Si cap thickness. Previously, when
this type of material was oxidized to retain a 2.5 nm Si
capping layer,1 there was a severe degradation in mobility
with the observation of oxide pinholes.
Here, we report electrical measurements on pseudomor-
phic Si/Si0.64Ge0.36 /Si p-metal-oxide-semiconductor ~p-
MOS! devices fabricated from solid source molecular beam
epitaxial ~SS-MBE! material grown using a low growth tem-
perature ~450 °C!, postgrowth anneal ~800 °C! technique.5
The pseudomorphic Si0.64Ge0.36 layers have interfaces5 with-
out the strain-induced interface roughness that is associated
with higher temperature growth and thus these structures are
well suited for incorporation into SiGe/MOS technology.
The final Si capping layer thicknesses obtained after oxida-
tion were measured by a combination of x ray, cross-
a!Electronic mail: phseg@warwick.ac.uk1420003-6951/2001/78(10)/1424/3/$18.00
Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject tosectional transmission electron microscopy ~TEM! and
capacitance–voltage ~C–V! measurements, to within an ac-
curacy of 60.2 nm. Devices were fabricated in a standard
CMOS-type process, but with a reduced thermal budget
~maximum 850 °C, 60 s! to maintain the integrity of the
SiGe layer. Oxide growth was by dry thermal oxidation at
800 °C. The gate material is in situ boron doped polysilicon
and source and drain contacts are conventional high doped
BF2 (531015 cm22, 50 keV! implants. Two different n-type
substrate doping concentrations (Nsub) were used,
231017 cm23 ~batch A! and 531015 cm23 ~batch B!, to in-
vestigate punchthrough and drain induced barrier lowering
effects which occur at short device channel lengths. A nomi-
nally undoped 100 nm Si buffer layer was grown on the
substrate, followed by a Si0.64Ge0.36 layer of thickness 10 nm.
A range of values of the Si capping layer were chosen such
that the final values after process cleans and oxidation would
be between 2 and 8 nm.
To determine the effective carrier mobility, meff , we
have used a modified ‘‘split-C–V’’ technique6 on large area
FETs of length 5 300 mm and width 5 50 mm. Figures 1
and 2 show plots of meff as a function of total carrier sheet
density (NS) for devices fabricated in batches A and B, re-
spectively. The crosses on the plots for W02, W03, and W10
indicate points where marked decreases in effective mobility
occur as the total carrier density increases. Simulations indi-
cate that these points are where parasitic conduction at the
Si/SiO2 interface begins to affect the transport characteristics
of the device. It should be noted that for both W01 and W09
~nominal 2 nm Si cap!, and the Si control ~W06!, we do not
observe any such change in slope (dmeff /dNs) in the range of4 © 2001 American Institute of Physics
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1425Appl. Phys. Lett., Vol. 78, No. 10, 5 March 2001 Palmer et al.measured data, and this is consistent with our simulations.
There is clearly a dependence of peak effective mobility on
Si capping layer thickness, with wafer W03, the 8 nm Si
capped sample, exhibiting a maximum factor of 2.44 in-
crease ~305 cm2 V21 s21) when compared to the W06 Si
standard ~125 cm2 V21 s21).
Lander et al.,7 Whall and Parker,8 and Kearney and
Horrell9 have provided strong evidence that interface rough-
ness rather than alloy scattering plays a dominant role in
limiting the hole mobility in devices of this type. To deter-
mine the effect of thickness fluctuations, D, in the SiO2 in-
sulator and Si cap, we have evaluated the associated fluctua-
tions in the electrostatic potential10 at the Si/SiGe interface
using a self-consistent solution of Poisson’s and Schro¨d-
inger’s equations. To compare structures with different Si
cap or oxide thicknesses the carrier sheet density in the chan-
nel was kept at a constant value of 1.031012 cm22, low
enough to ensure that the Si cap would not be populated. The
rms potential fluctuation, DV , is plotted as a function of rms
roughness amplitude in Fig. 3 for typical values9,11 of Si/
SiGe and Si/SiO2 interface roughness, D. It is clear that, for
the current specifications, the scattering potential is more
sensitive to fluctuations in oxide rather than Si capping layer
thickness. In this respect, the situation is similar to the scat-
tering of silicon inversion layer electrons by remote metal/
oxide interface roughness.12 Typical oxide fluctuations of
Doxide;0.2 nm will generate a rms scattering potential of
FIG. 1. Batch ~A!, effective mobility vs carrier sheet density for devices
with a 231017 cm23 substrate doping punchthrough stopper. The observed
onset of conduction at the SiO2 /Si interface is marked by a cross ~1!.
FIG. 2. Batch ~B!, effective mobility vs carrier sheet density for devices
without a punchthrough stopper. The observed onset of conduction at the
SiO2 /Si interface is marked by a cross ~1!.Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject to;1.4 meV. To obtain the same scattering potential, the alloy
thickness fluctuations (DSiGe) must be 0.4 nm. This differ-
ence is attributed to the lower dielectric constant in SiO2.
The interface roughness limited mobility m IR is predicted to
behave as10
m IR}~DV !2b ~1!
with b52.
In the presence of other scattering mechanisms, e.g.,
phonon scattering, the resultant mobility will be expected to
have a b value of less than 2. However, comparing our ex-
perimental results ~Fig. 1! with calculated values of DV us-
ing constant D ~Fig. 3! and constant effective field of 0.15
MV/cm21 (Ns51.531012 cm22) we deduce a value of ;3.
This high value appears to be associated with the degradation
of SiO2 /Si interface quality with decreasing silicon cap
thickness, due to segregation/diffusion of Ge into the cap.5
Interface state densities, D it , for these samples were deduced
from quasistatic C–V measurements13 and from a compari-
son of low frequency and high frequency C–V data.13 Figure
4 shows plots of D it versus energy ~measured from the va-
lence band edge of silicon! for wafer W01 ~batch A!. The
FIG. 3. Calculated rms interface roughness scattering potential (DV) due to
rms thickness fluctuations, D, at the SiO2 /Si interface and at the upper
Si/SiGe interface for values of different Si capping layer thickness. Solid
lines: 2 nm Si cap; dashed lines: 5 nm Si cap; dot–dashed lines: 8 nm Si
cap.
FIG. 4. Interface trapped charge density distributions vs energy measured
from the valence band edge of silicon. Samples shown are W01, 2 nm Si cap
~s! and W06, epitaxial Si control ~j!. AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
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has been attributed to Si dangling bonds at the oxide inter-
face, the generation of which is enhanced in the presence of
Ge. The maximum mobilities, mmax , for given silicon cap
thicknesses are shown in Table I, together with the interface
trap densities, D it , either at an observable peak or at mid-
band. There is a clear correlation between mmax and D it for
samples containing SiGe in batch A. As might be expected,
mmax is lower in the epitaxial Si control ~W06! because of the
larger effective mass, the absence of light hole/heavy hole
splitting and the proximity of the SiO2 /Si interface. Samples
of batch B were grown at a slightly lower growth tempera-
ture ~;430 °C!, and since we observe a higher mmax for a
given cap thickness, this implies that there is less Ge segre-
gation. Nevertheless, the SiGe samples show the same cor-
relation with D it as those in batch A. These SiO2 /Si interface
states, if charged, would not be expected to give rise to ap-
preciable scattering of carriers in the buried alloy.14 We sug-
gest that an increased roughening of the SiO2 /Si interface
accompanies the generation of these interface states, possibly
due to the presence of microscopic clusters of SiGe which
may have a different rate of oxidation from silicon.15 This
roughness would be responsible for the decrease in mobility.
A similar correlation between D it values and the rms ampli-
TABLE I. Maximum effective mobility, meff(max), vs capping layer thick-
ness, Tcap . Also shown are the interface trap densities, D it , measured at
midgap or at the peak in the energy distribution of D it , shown in Fig. 3.











W01~a! 231017 2 162 3.831012
W02~a! 231017 4.5 217 531011
W03~a! 231017 8 305 ,231011
†W06~a! 231017 24 128 ,231011
W09~b! ;531015 2 228 831011
W10~b! ;531015 5 249 ,131011
†W12~b! ;531015 0 144 531010Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject totude, D, of the roughness has been demonstrated for Si MOS
structures by Koga et al.,16 but the underlying mechanisms
which give rise to this effect are probably different from the
present case.
In conclusion, we have shown that, depending on the
oxide and silicon cap thickness, SiO2 /Si as opposed to Si/
SiGe interface roughness can limit the hole mobility in the
strained SiGe channel. It is argued that this interface rough-
ness scattering is less for devices having thicker silicon caps,
not only because the magnitude of the Coulomb potential
fluctuation in the channel for a given SiO2 /Si interface
roughness is reduced, but because the smaller amplitude of
the Ge segregation tail at the SiO2 /Si boundary leads to a
smoother interface.
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